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一.中文摘要 
























    The ultimate goal of the two stage 
project is to design and IP implementation of 
low-voltage low-power GHz Phase Locked 
Loop (PLL) IC with BIST for high 
performance microprocessor application. A 
PLL consists of three basic function blocks: a 
phase detector (PD), a loop filter (LF), and a 
voltage controlled oscillator (VCO). In order 
to reach the goal of this project, in the first 
stage, the analysis, design, and optimization 
of the basic function blocks of the PLL will 
be designed. An experimented chip of low 
power, high linearity and high noise 
immunity VCO and PLL will be 
implemented and fabricated to verify the 
circuit performance. In the second stage, a 
new PLL will be designed and IP of the PLL 
will be built. Meanwhile, the built-in self-test 
(BIST) circuit is inserted into the phase 
locked loop and the BIST can find the defect 
of the PLL. 
Keyword: Lower Power, Low Voltage, Phase 
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Phase Error。(2)鎖定時間 Locked Time。(3)
振盪器控制電壓之變化量。三者中影響最
大的就是相位誤差，在時間軸上叫抖動時















































0.25/0.35um CMOS 製程，2.5/3.3V 工作電
壓設計一個鎖定範圍為 600-1200MHz 的






















行元件的改良並將其應用在 VCO 與 PLL
的晶片驗證。下半年將著手從事改良半數
位 PLL 的功率消耗及頻率抖動等，並將完
成 PLL 的 IP 化以及內建測試電路做來
testing，最後再利用PLL來做Data Recovery 














600-1200MHz 。 (3) 週 期 漂 移 量























題 須 加 以 考 慮 在 內 ： (1) 低 漂 移 量
(Low-jitter)。 (2)低功率消耗(Low-power)。




















以此時 D 點與 E 點就像是一個固定常數電
壓(fixed constant voltage)，變動量相當的
小，換言之 I1 以及 I2 形成了一近似常數電
流源，不會變動也不會有傳統五級振盪器
那樣的時有電流時無電流，進而造成在
switching 上 的 noises ， 除 了 有 減 少
switching noises 的好處之外，也由於它是
一固定的電壓在 D 及 E 點，假若如果 power 
supply 所供應的電壓不是很穩定，對於所


























































running frequency 或 中 心 頻 率 (center 
frequency)。我們希望在 f0 附近的曲線是越
線性越好，所以 fosc(t)與 Vc(t)在 f0 附近的
線性範圍內，有(1)的關係式。 
fosc(t)=f0+Kv•Vc(t)             (1) 
其中 Kv 是壓控振盪器的增益(gain)，單位
為 Hz/V。由此可知 fosc(t)與 Vc(t)成一次線
性關係，因此理想上壓控振盪器輸出頻率





















(3)週期漂移量(cycle-to-cycle jitter) < 50ps 






究成果包含：（ 1 ） Fast Locking PLL 
Design；（2）Wide – Range DLL Design；（3）
BIST for Clock Jitter Measurements，分別簡
述如下，詳細說明請參考附錄： 
(1) A Dual-Slope Phase Frequency Detector 
and Charge Pump Architecture to Achieve 
Fast Locking of Phase-Locked Loop 
In this paper, a dual-slope phase 
frequency detector and charge pump 
architecture to achieve fast locking of 
phase-locked loops is proposed and analyzed. 
The proposed topology is based on two 
tuning loops: a fine-tuning loop and a 
coarse-tuning loop. A coarse-tuning loop is 
used for fast convergence, and a fine-tuning 
loop is used to complete fine adjustments. 
The proposed PLL circuit is designed based 
on the TSMC 0.35um 1P4M CMOS process 
with a 3.3V supply voltage. HSPICE 
simulation shows that the lock time of the 
proposed PLL can be reduced over 82% in 
comparison to the conventional PLL. An 
experimental chip was implemented and 
measured. The measurement results show 
that the proposed PLL has fast locking 
properties. 
(2) A Mixed-Mode Delay-Locked Loop for 
Wide-Range Operation and Multiphase 
Outputs 
This paper describes a mixed-mode 
delay-locked loop (DLL) for wide-range 
operation and multiphase outputs with just 
one clock cycle. The architecture of the 
proposed DLL uses the time-to-digital 
converter (TDC) scheme for phase range 
selector to offer the faster locking time, and 
the multi-controlled delay cell for 
voltage-controlled delay line (VCDL) to 
provide the wide locked range and the 
low-jitter performance. The proposed DLL 
can solve the problem of false locking 
associated with conventional DLLs. The 
HSPICE simulation results are based upon 
TSMC 0.35µm 1P4M N-well CMOS process 
with a 3.3V power supply voltage. The 
simulation results show that the proposed 
DLL can operate from 62.5 to 312.5 MHz. 
Moreover, the total time delay from all delay 
stages is precisely one period of the input 
reference signal, and that can generate 
equally spaced eight-phase clocks. 
(3) Bist for Clock Jitter Measurements 
For high-speed circuit testing, 
traditional ways are not enough in measuring 
the clock jitter. In these traditional ways, the 
external equipment is used to measure the 
analog clock signal. It would distort the 
tested clock signal and change the measure 
result. In order to achieve a more convenient 
clock jitter measurement, a Time to Digital 
Converter (TDC) technique is used to output 
an all-digital data in the proposed method. 
And, a Built-In-Self-Test (BIST) method is 
used to realize the proposed method. 
However, even if some usable BIST methods 
have been proposed, the requirements of the 
test time and circuit area still limited the 
circuit application. In order to release this 
requirement, a new BIST method is proposed. 
A continuous clock jitter measurement 
method is adopted to make a real-time 
measurement. And, with the proposed 
pre-delayed sample clock, no more extra 
delay cells are needed. The circuit area and 
test time can be significantly reduced. 
6 
Furthermore, with an improved circuit 
structure, the circuit stability also can be 
increased and no more external jitter-free 
clock is needed to sample the clock jitter. 
五. 結論與討論 
A dual-slope phase frequency detector 
and charge pump architecture to achieve fast 
locking of phase-locked loop was proposed 
and analyzed. The proposed topology is 
based on two tuning loops: a fine-tuning loop 
and a coarse-tuning loop. A coarse-tuning 
loop is used for fast convergence, and a 
fine-tuning loop is used to complete fine 
adjustments. Simulation results show that the 
lock time of the proposed PLL is reduced by 
over 82% in comparison with a conventional 
PLL. Moreover, according to the measured 
results, the proposed PLL oscillation 
frequency range is from 320MHz to 
1440MHz. Thus, the proposed PLL has 
fast-lock, low-jitter and wide-operating 
frequency and can be used in modern high 
performance microprocessing system and 
clock data recovery system. 
A new mixed-mode DLL for wide-range 
operation and multiphase outputs with just 
one clock cycle is proposed. The TDC 
architecture for phase range selector can 
offer the faster locking time from the 
different frequency. Then the multi- 
controlled delay cell element for VCDL can 
provide wide locked range and low-jitter 
performance. According to the simulation 
result, the proposed DLL can operate from 
62.5 to 312.5 MHz without the problems of 
the harmonic locking or false locking. Beside, 
the total time delay from all delay stages is 
precisely one period of the input reference 
signal. Moreover, in this DLL, with minor 
change of device sizes of the VCDL, and a 
little hardware, the operating frequency range 
could be extended toward a higher frequency 
range. 
With the proposed method, the BIST 
circuit can measure the clock jitter in less test 
time and less circuit area. Moreover, with the 
proposed CT circuit, the circuit area 
overhead problem will not appear. And, in 
the FT circuit, users can design a higher 
resolutions clock jitter measurement circuit 
by replacing the D-latches with the PD. No 
more any external jitter-free clock signal is 
needed to sample the clock jitter. The 
proposed circuit is suitable for the BIST 
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